Phone: (011) 7541-421, 3409-301, 3409-335, 6547-293, 3409-310
E-mail: Standards sales: Education: Information about standards:
Stevana Brakusa 2, 11030 Beograd
Main menu

dnaSRPS EN 16603-20-40:2020

Space engineering - ASIC, FPGA and IP Core engineering

General information

50.60     Nov 2, 2023



European Norm



This activity w ill be the parallel development of EN 16603-20-40 and ECSS-E-ST-20-40C.
The scope shall cover the areas of existing ASIC and FPGA engineering chapter 5 of ECSS-Q-ST-60-02C, but w ith w ider breadth and greater depth, covering engineering requirements of end-to-end development flow s, from specification of requirements to validation of prototypes, of the follow ing monolithic devices for its use in space:
• ASICs (distinguishing digital, analogue and mixed-signal development flow s)
• FPGAs (distinguishing three technology families: SRAM, FLASH and anti-fuse technologies)
• ASIC and FPGA System-on-Chip embedding processor cores w hich have external “softw are programme” dependencies to be addressed during the SoC development, resulting in SW-HW co-design requirements.

Life cycle


dnaSRPS EN 16603-20-40:2020
50.60 Close of voting. Proof returned by secretariat
Nov 2, 2023

Related project

Adopted from EN 16603-20-40:2023